

AMENDMENTS TO THE SPECIFICATION:

Please insert the following paragraph following line 19 of page 13:

Figure 11d is a schematic view illustrating how the mirror address voltage is always 0 volts for a failure in the CMOS array, forcing the mirror 28 to the OFF state.